[hardware] A computer hardware architecture in which, within a multibyte numeric representation, the most significant byte has the lowest address and the remaining bytes are encoded in decreasing order of significance.
[hardware] A computer hardware architecture in which, within a multibyte numeric representation, the most significant byte has the lowest address and the remaining bytes are encoded in decreasing order of significance.