[hardware] A computer hardware architecture in which, within a multibyte numeric representation, the least significant byte has the lowest address and the remaining bytes are encoded in increasing order of significance.
[hardware] A computer hardware architecture in which, within a multibyte numeric representation, the least significant byte has the lowest address and the remaining bytes are encoded in increasing order of significance.